Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	14	"6711411".pn. "6134234".pn. "5398317".pn. "5907685".pn. "6748451".pn. "5875179".pn. "5892957".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/13 15:21
L3	791	703/14.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/13 15:21
L4	188	703/16.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/13 15:21
L5	198	703/17.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/13 15:21
L6	153	(distributed same architecture same simulation)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/13 15:43
L7	42	6 and "703".clas.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/06/13 15:43
S1	2	"5875179".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:09
S2	2	"5794005".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:10
S3	2	"6711411".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:10

S5	2	"6134234".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:11
S6	2	"5398317".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:12
S7	2	"5907685".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:36
S8	2	"6748451".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:36
S9	2	"5892957".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:37
S10	2	"5875179".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 09:38

S11	48	US-05812824-$.DID. OR US-5732247-$.DID. OR US-5881267-$.DID. OR US-5848236-$.DID. OR US-6031987-$.DID. OR US-5910903-$.DID. OR US-5850345-$.DID. OR US-6053947-$.DID. OR US-5870585-$.DID. OR US-5751941-$.DID. OR US-5634010-$.DID. OR US-06117181-$.DID. OR US-5519848-$.DID. OR US-5442772-$.DID. OR US-5339435-$.DID. OR US-4456994-$.DID. OR US-5625580-$.DID. OR US-5715184-$.DID. OR US-5794005-$.DID. OR US-5907695-$.DID. OR US-4821173-$.DID. OR US-4937173-$.DID. OR US-5185865-$.DID. OR US-5327361-$.DID. OR US-5455928-$.DID. OR US-6345242-$.DID.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 14:59
S13	48	US-05812824-$.DID. OR US-5732247-$.DID. OR US-5881267-$.DID. OR US-5848236-$.DID. OR US-6031987-$.DID. OR US-5910903-$.DID. OR US-5850345-$.DID. OR US-6053947-$.DID. OR US-5870585-$.DID. OR US-5751941-$.DID. OR US-5634010-$.DID. OR US-06117181-$.DID. OR US-5519848-$.DID. OR US-5442772-$.DID. OR US-5339435-$.DID. OR US-4456994-$.DID. OR US-5625580-$.DID. OR US-5715184-$.DID. OR US-5794005-$.DID. OR US-5907695-$.DID. OR US-4821173-$.DID. OR US-4937173-$.DID. OR US-5185865-$.DID. OR US-5327361-$.DID. OR US-5455928-$.DID. OR US-6345242-$.DID.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 14:59

S14	1	S13 and (block adj (input output))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 15:03
S15	1	US20030093256A1	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 15:04
S16	3	"09/008270"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 15:05
S17	1	"10/008270"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 15:05
S18	61	("703".clas.) and (distributed adj simulation)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/02/25 16:53

Google

Web Images Groups News Froogle Local more »

distributed architectures circuit simulation Search Advanced Search Preferences

O Search the Web ◉ Search English and German pages

Web Results **1** - **10** of about **540,000 English and German** pages for **distributed architectures circuit simulation**. (**0.38** seconds

[PDF] Parallel Gate-level **Circuit Simulation** on Shared Memory **Architectures***
File Format: PDF/Adobe Acrobat
the **simulator** on a **distributed** memory **architecture**. was described in [2]. ... To **simulate** a **circuit** on a parallel **architecture**, the ...
doi.ieeecomputersociety.org/10.1109/PADS.1995.404303 - Similar pages

[PDF] **Distributed** Logic **Circuit Simulation** on a Network of Workstations
File Format: PDF/Adobe Acrobat
architectures only. Another way is to partition the logic. **circuit** to be simulated and ... **distributed simulation** for two partitioned **circuit**. on one host ...
doi.ieeecomputersociety.org/10.1109/EMPDP.1995.389194 - Similar pages
[More results from doi.ieeecomputersociety.org]

Distributed simulation of asynchronous hardware
KM Chandy and J. Misra, **Distributed simulation**: A case study in the design and verification of ... Subjects: **Distributed architectures**. General Terms: ...
portal.acm.org/citation.cfm?id=584747 - Similar pages

[PDF] Ronald F. DeMara
File Format: PDF/Adobe Acrobat - View as HTML
It addresses a fundamental issue in **distributed architectures**: the tradeoff ... Existing **Distributed** Interactive **Simulation** (DIS) network protocols maintain ...
cal.ucf.edu/demara/files/demara-research-statement.pdf - Similar pages

Distributed Architecture [CiteSeer; NEC Research Institute; Steve ...
DiST an execution driven **distributed architecture simulator** are presented br migration and the use of a new hardware based fine grain consistency ...
citeseer.ist.psu.edu/Architecture/ DistributedArchitecture/ - 127k -
Cached - Similar pages

[PDF] A Complex Systems Approach to Synchronisation in **Distributed ...**
File Format: PDF/Adobe Acrobat
in **Distributed Simulation Architectures**. Stephen Hill and Gerry Foster ... implementing **Circuit** Switched signalling flows. only. The **simulation** is ...
www.scs.org/scsarchive/getDoc.cfm?id=2084 - Similar pages

ECN - **Simulation** Acceleration and In-**Circuit** Emulation System - 11 ...
Simulation Acceleration and In-**Circuit** Emulation System ... The SPiiPlus has a multi-processor **distributed architecture**; and whole firmware, excluding the ...
www.reed-electronics.com/ecnmag/ article/CA207039?filename=ec1nsfarticle_.xml - Similar pages

Maisie Publication Abstracts
A theory of **distributed simulation** applicable to both discrete-event and ... Parallel Gate-level **Circuit Simulation** on Shared Memory **Architectures** ...
may.cs.ucla.edu/projects/maisie/maisieabs.html - 19k - Jun 12, 2005 -
Cached - Similar pages

Design Software aids in design of microwave and RF **circuits ...**
"By providing this version of Ansoft's high-frequency **circuit**-design tool, ... Jun 8, 2005 - Foundry **Simulation** Software uses **distributed architecture**. ...
news.thomasnet.com/fullstory/24386 - 61k - Cached - Similar pages

pads,10th Workshop on Parallel and **Distributed Simulation** (PADS '96)
Conservative **Circuit Simulation** on Shared-Memory Multiprocessors (Abstract) ...

Optimistic **Simulation** of Parallel **Architectures** Using Program Executables ...
csdl.computer.org/comp/proceedings/ pads/1996/7539/00/7539toc.htm -
Similar pages

Gooooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10 **Next**

distributed architectures circuit sim Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

Terms used **distributed circuit simulation** Found **49,044** of **156,259**

Sort results by: relevance

Display results: expanded form

Save results to a Binder

Search Tips

Open results in a new window

Try an Advanced Search

Try this search in The ACM Guide

Results 1 - 20 of 200 Result page: **1** 2 3 4 5 6 7 8 9 10 next

Best 200 shown Relevance scale

1 Corolla partitioning for distributed logic simulation of VLSI-circuits

Christian Sporrer, Herbert Bauer

July 1993 **ACM SIGSIM Simulation Digest , Proceedings of the seventh workshop on Parallel and distributed simulation**, Volume 23 Issue 1

Full text available: pdf(730.67 KB) Additional Information: full citation, abstract, references, citings, index terms

Time Warp has evolved to a common technique for distributed simulation. Speedup in Time Warp simulation systems mainly depends on two overhead factors: first, the load on the simulators has to be well balanced and second, communication and rollbacks have to be kept to a minimum. Both of these factors are influenced by the partitioning of the simulated system. In this paper, we focus on various static partitioning schemes used to partition digital circuits for distributed simulation. < ...

2 Exploiting temporal independence in distributed preemptive circuit simulation

P. Walker, S. Ghosh

March 1997 **Proceedings of the 1997 European conference on Design and Test**

Full text available: pdf(596.77 KB) Additional Information: full citation, abstract

Publisher Site

In digital circuit simulation hidden opportunities for concurrent execution of models often exist, arising from the propagation delay associated with the generation of output events by the circuit models. An event prediction algorithm is developed to identify such parallelism, increasing the simulation execution rate. The algorithm uses an event prediction network and simulates circuits asynchronously and deadlock free, while honoring the preemptive semantics associated with digital circuit simu ...

Keywords: asynchronous simulation, circuit analysis computing, concurrent execution, digital circuit simulation, distributed preemptive circuit simulation, event prediction algorithm, output events, preemptive semantics, propagation delay, simulation execution rate, temporal independence

3 Session 10A: power analysis and optimization: Simulation and optimization of the power distribution network in VLSI circuits

G. Bai, S. Bobba, I. N. Hajj

November 2000 **Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design**

Full text available: pdf(1.38 MB) Additional Information: full citation, abstract, references, citings

In this paper, we present simulation techniques to estimate the worst-case voltage variation using a RC model for the power distribution network. Pattern independent maximum envelope currents are used as a periodic input for performing the frequency-domain steady-state simulation of the linear RC circuit to evaluate the worst-case instantaneous voltage drop for the RC power distribution networks. The proposed technique unlike existing techniques, is guaranteed to give the maximum voltage drop at ...

4 Parallel logic level simulation of VLSI circuits

Rajive Bagrodia, Zheng Li, Vikas Jha, Yuan Chen, Jason Cong

December 1994 **Proceedings of the 26th conference on Winter simulation**

Full text available: pdf(755.69 KB) Additional Information: full citation, references, citings, index terms

5 Parallel gate-level circuit simulation on shared memory architectures

Rajive Bagrodia, Yu-an Chen, Vikas Jha, Nicki Sonpar

July 1995 **ACM SIGSIM Simulation Digest , Proceedings of the ninth workshop on Parallel and distributed simulation**, Volume 25 Issue 1

Full text available: pdf(874.12 KB) Additional Information: full citation, abstract, references, index terms
Publisher Site

This paper presents the results of an experimental study to evaluate the effectiveness of parallel simulation in reducing the execution time of gate-level models of VLSI circuits. Specific contributions of this paper include (i) the design of a gate-level parallel simulator that can be executed, without any changes on both distributed memory and shared memory parallel architectures, (ii) demonstrated speedups with both conservative and optimistic simulation protocols (almost all previous st ...

Keywords: ISCAS85 benchmark suite, Sparc1000, VLSI, VLSI circuits, circuit analysis computing, digital simulation, execution time, gate-level parallel simulator, logic CAD, logic design, optimistic simulation protocols, parallel gate-level circuit simulation, parallel programming, parallel simulation, shared memory architectures, shared memory systems

6 Conservative circuit simulation on shared-memory multiprocessors

Jörg Keller, Thomas Rauber, Bernd Rederlechner

July 1996 **ACM SIGSIM Simulation Digest , Proceedings of the tenth workshop on Parallel and distributed simulation**, Volume 26 Issue 1

Full text available: pdf(890.97 KB) Additional Information: full citation, abstract, references, citings, index terms
Publisher Site

We investigate conservative parallel discrete event simulations for logical circuits on shared-memory multiprocessors. For a first estimation of the possible speedup, we extend the critical path analysis technique by partitioning strategies. To incorporate overhead due to the management of data structures, we use a simulation on an ideal parallel machine (PRAM). This simulation can be directly executed on the SB-PRAM prototype, yielding both an implementation and a basis for data structure optim ...

Keywords: circuit simulation, conservative simulation, multiprefix operation, parallel random access machine (PRAM), shared memory multiprocessor, speedup

estimation

7 Evaluating the use of pre-simulation in VLSI circuit partitioning

Roger D. Chamberlain, Cheryl D. Henderson

July 1994 **ACM SIGSIM Simulation Digest , Proceedings of the eighth workshop on Parallel and distributed simulation**, Volume 24 Issue 1

Full text available: pdf(562.59 KB) Additional Information: full citation, abstract, references, citings, index terms

One of the significant difficulties in partitioning logic circuits for distributed simulation is the lack of a priori knowledge concerning the evaluation frequency of individual circuit elements. A number of researchers have resorted to pre-simulation to estimate these evaluation frequencies. In this paper we empirically investigate the wisdom of relying on pre-simulation results, and evaluate the degree to which early evaluation frequencies predict later evaluation frequencies. The results ...

8 An improved cost function for static partitioning of parallel circuit simulations using a conservative synchronization protocol

Kevin L. Kapp, Thomas C. Hartrum, Tom S. Wailes

July 1995 **ACM SIGSIM Simulation Digest , Proceedings of the ninth workshop on Parallel and distributed simulation**, Volume 25 Issue 1

Full text available: pdf(1.24 MB) Publisher Site Additional Information: full citation, abstract, references, citings, index terms

Distributing computation among multiple processors is one approach to reducing simulation time for large VLSI circuit designs. However, parallel simulation introduces the problem of how to partition the logic gates and system behaviors of the circuit among the available processors in order to obtain maximum speedup. A complicating factor that is often ignored is the effect of the time-synchronization protocol (conservative [1] or optimistic [2]). Inherent in the partitioning problem is the ...

Keywords: VLSI circuit design, circuit analysis computing, conservative synchronization protocol, discrete event simulation, graph-based partitioning tool, logic CAD, logic partitioning, objective cost function, parallel circuit simulations, parallel programming, parallel simulation, static partitioning, synchronization protocol, time-synchronization protocol

9 A multidimensional study on the feasibility of parallel switch-level circuit simulation

Yu-an Chen, Vikas Jha, Rajive Bagrodia

June 1997 **ACM SIGSIM Simulation Digest , Proceedings of the eleventh workshop on Parallel and distributed simulation**, Volume 27 Issue 1

Full text available: pdf(1.19 MB) Publisher Site Additional Information: full citation, abstract, references, citings, index terms

This paper presents the results of an experimental study to evaluate the effectiveness of multiple synchronization protocols and partitioning algorithms in reducing the execution time of switch-level models of VLSI circuits. Specific contributions of this paper include: (i) parallelizing an existing switch-level simulator such that the model can be executed using conservative and optimistic simulation protocols with minor changes, (ii) evaluating effectiveness of several partitioning algorithms ...

10 A statistical performance simulation methodology for VLSI circuits

Michael Orshansky, James C. Chen, Chenming Hu

May 1998 **Proceedings of the 35th annual conference on Design automation - Volume 00**

Full text available: pdf(243.16 KB) Additional Information: full citation, abstract, references, citings, index terms

Publisher Site

A statistical performance simulation (SPS) methodology for VLSI circuits is presented. Traditional methods of worst-case corner analysis lack accuracy and Monte-Carlo simulations cannot be applied to VLSI circuits because of their complexity. SPS methodology is accurate because no statistical information about the device parameter variation is lost. It achieves efficiency by analyzing the smaller circuit blocks and generating the performance distribution for the entire circuit. Circuit eval ...

Keywords: custom sizing, migration, timing optimazation

11 Parallel and distributed discrete event simulation: algorithms and applications

Richard M. Fujimoto

December 1993 **Proceedings of the 25th conference on Winter simulation**

Full text available: pdf(1.02 MB) Additional Information: full citation, references, citings

12 Electromagnetic modeling and signal integrity simulation of power/ground networks in high speed digital packages and printed circuit boards

Frank Y. Yuan

May 1998 **Proceedings of the 35th annual conference on Design automation - Volume 00**

Full text available: pdf(275.46 KB) Additional Information: full citation, abstract, references, index terms

Publisher Site

The electromagnetic modeling and parameter extraction of digital packages and PCB boards for system signal integrity applications are presented. A systematic approach to analyze complex power/ground structures and simulate their effects on digital systems is developed. First, an integral equation boundary element algorithm is applied to the electromagnetic modeling of the PCB structures. Then, equivalent circuits of the power/ground networks are extracted from the EM solution. In an integra ...

Keywords: custom sizing, migration, timing optimazation

13 Fault simulation in a distributed environment

Patrick A. Duba, Rabindra K. Roy, Jacob A. Abraham, William A. Rogers

June 1988 **Proceedings of the 25th ACM/IEEE conference on Design automation**

Full text available: pdf(776.82 KB) Additional Information: full citation, abstract, references, citings, index terms

Fault simulation of VLSI circuits takes considerable computing resources and there have been significant efforts to speed up the fault simulation process. This paper describes a distributed fault simulator implemented on a loosely-coupled network of general purpose computers. The techniques used result in a close to linear speedup and can be used effectively in most industrial VLSI CAD environments.

14 Simulation methods for RF integrated circuits

Ken Kundert

November 1997 **Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design**

Full text available: pdf(97.56 KB) Additional Information: full citation, abstract, references, citings, index terms

Publisher Site

The principles employed in the development of modern RF simulators are introduced and the various techniques currently in use, or expected to be in use in the next few years, are surveyed. Frequency and time domain techniques are presented and contrasted, as are steady state and envelope techniques and large and small signal techniques.

Keywords: RF integrated circuits, envelope techniques, integrated circuit modelling, modern RF simulators, simulation methods, small signal techniques, state techniques, time domain techniques

15 Parallel timing simulation on a distributed memory multiprocessor

Chih-Po Wen, Katherine A. Yelick

November 1993 **Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design**

Full text available: pdf(652.49 KB) Additional Information: full citation, references, citings

16 Characterization of parallelism and deadlocks in distributed digital logic simulation

L. Soule, A. Gupta

June 1989 **Proceedings of the 26th ACM/IEEE conference on Design automation**

Full text available: pdf(835.68 KB) Additional Information: full citation, abstract, references, citings, index terms

This paper explores the suitability of the Chandy-Misra algorithm for digital logic simulation. We use four realistic circuits as benchmarks for our analysis, with one of them being the vector-unit controller for the Titan supercomputer from Ardent. Our results show that the average number of logic elements available for concurrent execution ranges from 10 to 111 for the four circuits, with an overall average of 68. Although this is twice as much parallelism as that obtained by traditional ...

17 DVS: An Object-Oriented Framework for Distributed Verilog Simulation

Lijun Li, Hai Huang, Carl Tropper

June 2003 **Proceedings of the seventeenth workshop on Parallel and distributed simulation**

Full text available: pdf(161.05 KB) Additional Information: full citation, abstract, citings, index terms

Publisher Site

There is a wide-spread usage of hardware design languages(HDL) to speed up the time-to-market for the designof modern digital systems. Verification engineers can simulatehardware in order to verify its performance and correctnesswith help of an HDL. However, simulation can'tkeep pace with the growth in size and complexity of circuitsand has become a bottleneck of the design process. DistributedHDL simulation on a cluster of workstations hasthe potential to provide a cost-effective solution to th ...

18 A unified modeling methodology for performance evaluation of distributed discrete event simulation mechanisms

Bruno R. Preiss, Wayne M. Loucks, V. Carl Hamacher

December 1988 **Proceedings of the 20th conference on Winter simulation**

Full text available: pdf(1.05 MB) Additional Information: full citation, abstract, references, index terms

The main problem associated with comparing distributed discrete event simulation mechanisms is the need to base the comparisons on some common problem specification. This paper presents a specification strategy and language which allows the same simulation problem specification to be used for both distributed discrete event simulation mechanisms as well as the traditional single event list mechanism. This paper includes: a description of the Yaddes specification language; a description of t ...

19 Distributed and parallel demand driven logic simulation

K. Subramanian, M. R. Zargham

January 1991 **Proceedings of the 27th ACM/IEEE conference on Design automation**

Full text available: pdf(583.13 KB) Additional Information: full citation, abstract, references, citings, index terms

Based on the demand-driven approach, distributed and parallel simulation algorithms are proposed. Demand-driven simulation tries to minimize the number of component computations by performing only those required for the watched output requests. For a specific output value request, the input line values that are required are requested from the related component. The process continues until known system input signal values are requested. We present a distributed demand-driven algorithm with a ...

20 Maximum voltage variation in the power distribution network of VLSI circuits with RLC models

Sudhakar Bobba, Ibrahim Hajj

August 2001 **Proceedings of the 2001 international symposium on Low power electronics and design**

Full text available: pdf(245.18 KB) Additional Information: full citation, references, citings, index terms

Results 1 - 20 of 200 Result page: **1** 2 3 4 5 6 7 8 9 10 next

Results for "((distributed circuit simulation)<in>metadata)"
Your search matched 6 of 1168854 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History
» New Search

Modify Search

((distributed circuit simulation)<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine
IEE JNL IEE Journal or Magazine
IEEE CNF IEEE Conference Proceeding
IEE CNF IEE Conference Proceeding
IEEE STD IEEE Standard

Select Article Information

1. **Distributed circuit simulation using waveform relaxation in a slotted-ring architecture**
Pon, C.R.; Saleh, R.; Kwasniewski, T.;
Electrical and Computer Engineering, 1994. Conference Proceedings. 1994 Canadian Conference on
25-28 Sept. 1994 Page(s):545 - 548 vol.2
AbstractPlus | Full Text: PDF(304 KB) **IEEE CNF**

2. **Simulation of high speed interconnects using a convolution-based hierarchical packaging simulator**
Basel, M.S.; Steer, M.B.; Franzon, P.D.;
Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on [see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on]
Volume 18, Issue 1, Feb. 1995 Page(s):74 - 82
AbstractPlus | Full Text: PDF(776 KB) **IEEE JNL**

3. **A new approach to signal integrity analysis of high-speed packaging**
Yuzhe Chen; Zhaoqing Chen; Zhonghua Wu; Danwei Xue; Jiayuan Fang;
Electrical Performance of Electronic Packaging, 1995
2-4 Oct. 1995 Page(s):235 - 238
AbstractPlus | Full Text: PDF(220 KB) **IEEE CNF**

4. **Time warping-waveform relaxation in a distributed circuit simulation environment**
Soto, C.P.; Saleh, R.; Kwasniewski, T.;
Circuits and Systems, 1995., Proceedings., Proceedings of the 38th Midwest Symposium on
Volume 1, 13-16 Aug. 1995 Page(s):338 - 341 vol.1
AbstractPlus | Full Text: PDF(332 KB) **IEEE CNF**

5. **Order reduction of high-speed interconnect electrical models: The issue of passivity**
Cangellaris, A.C.; Celik, M.;
IC/Package Design Integration, 1998. Proceedings. 1998 IEEE Symposium on
2-3 Feb. 1998 Page(s):132 - 137
AbstractPlus | Full Text: PDF(64 KB) **IEEE CNF**

6. **A new type high frequency class E power amplifier**
Naiqian Zhang; Yu-On Yam; Baoxin Gao; Chi-Wai Cheung;
Microwave Conference Proceedings, 1997. APMC '97., 1997 Asia-Pacific
Volume 3, 2-5 Dec. 1997 Page(s):1117 - 1120 vol.3
AbstractPlus | Full Text: PDF(240 KB) **IEEE CNF**

View Selected Items